View 74LS193_44952.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000
DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
General Description
The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops clocked simultaneously, so that the outputs change together when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (rippleclock) counters. The outputs of the four master-slave flip-flops are triggered by a LOW-to-HIGH level transition of either count (clock) input. The direction of counting is determined by which count input is pulsed while the other count input is held HIGH. The counter is fully programmable; that is, each output may be preset to either level by entering the desired data at the inputs while the load input is LOW. The output will change independently of the count pulses. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs. A clear input has been provided which, when taken to a high level, forces all outputs to the low level; independent of the count and load inputs. The clear, count, and load inputs are buffered to lower the drive requirements of clock drivers, etc., required for long words. These counters were designed to be cascaded without the need for external circuitry. Both borrow and carry outputs are available to cascade both the up and down counting functions. The borrow output produces a pulse equal in width to the count down input when the counter underflows. Similarly, the carry output produces a pulse equal in width to the count down input when an overflow condition exists. The counters can then be easily cascaded by feeding the borrow and carry outputs to the count down and count up inputs respectively of the succeeding counter.
Features
s Fully independent clear input s Synchronous operation s Cascading circuitry provided internally s Individual preset each flip-flop
Ordering Code:
Order Number DM74LS193M DM74LS193N Package Number M16A N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Body 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Connection Diagram
(c) 2000 Fairchild Semiconductor Corporation
DS006406
www.fairchildsemi.com
DM74LS193
Logic Diagram
www.fairchildsemi.com
2
DM74LS193
Timing Diagram
Note A: Clear overrides load, data, and count inputs Note B: When counting up, count-down input must be HIGH; when counting down, count-up input must be HIGH.
3
www.fairchildsemi.com
DM74LS193
Absolute Maximum Ratings(Note 1)
Operating Free Air Temperature Range Supply Voltage Input Voltage Storage Temperature Range -0C to +70C 7V 7V -65C to +125C
Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.
Recommended Operating Conditions
Symbol VCC VIH VIL IOH IOL fCLK tW tSU tH tEN TA Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Current LOW Level Output Current Clock Frequency (Note 2) Clock Frequency (Note 3) Pulse Width of any Input (Note 4) Data Setup Time (Note 4) Data Hold Time (Note 4) Enable Time to Clock (Note 4) Free Air Operating Temperature 20 20 0 40 0 70 0 Parameter Min 4.75 2 0.8 -0.4 8 25 Nom 5 Max 5.25 Units V V V mA mA MHz ns ns ns ns C
Note 2: CL = 15 pF, R L = 2 k, IA = 25C and VCC = 5V. Note 3: CL = 50 pF, R L = 2 k, IA = 25C and VCC = 5V. Note 4: TA = 25C and V CC = 5V.
DC Electrical Characteristics
Symbol VI VOH VOL Parameter Input Clamp Voltage HIGH Level Output Voltage LOW Level Output Voltage II IIH IIL IOS ICC Input Current @ Max Input Voltage HIGH Level Input Current LOW Level Input Current Short Circuit Output Current Supply Current
Note 5: All typicals are at VCC = 5V, TA = 25C. Note 6: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 7: ICC is measured with all outputs open, CLEAR and LOAD inputs grounded, and all other inputs at 4.5V.
Conditions VCC = Min, II = -18 mA VCC = Min, IOH = Max VIL = Max, VIH = Min VCC = Min, IOL = Max VIL = Max, VIH = Min IOL = 4 mA, VCC = Min VCC = Max, VI = 7V VCC = Max, VI = 2.7V VCC = Max, VI = 0.4V VCC = Max (Note 6) VCC = Max (Note 7)
Min
Typ (Note 5)
Max -1.5
Units V V
2.5 2.7
3.4 3.4 0.25 0.35 0.25 0.4 0.5 0.4 0.1 20 -0.4
V mA A mA mA mA
-20 -20 19
-100 -100 34
www.fairchildsemi.com
4
DM74LS193
AC Electrical Characteristics
From (Input) Symbol Parameter To (Output) RL = 2 k CL = 15 pF Min fMAX tPLH tPHL tPLH tPHL tPLH tPHL tPLH tPHL tPHL Maximum Clock Frequency Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time LOW-to-HIGH Level Output Propagation Delay Time HIGH-to-LOW Level Output Propagation Delay Time HIGH-to-LOW Level Output Count Up to Carry Count Up to Carry Count Down to Borrow Count Down to Borrow Either Count to Any Q Either Count to Any Q Load to Any Q Load to Any Q Clear to Any Q 25 26 24 24 24 38 47 40 40 35 Max CL = 50 pF Min 20 30 36 29 32 45 54 41 47 44 Max MHz ns ns ns ns ns ns ns ns ns Units
5
www.fairchildsemi.com
DM74LS193
Physical Dimensions inches (millimeters) unless otherwise noted
16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0150" Narrow Body Package Number M16A
www.fairchildsemi.com
6
DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
Physical Dimensions inches (millimeters) unless otherwise noted (Continued)
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 7 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com
www.fairchildsemi.com

▲Up To Search▲

Price & Availability of 74LS193

	To Download 74LS193 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .